# VEL TECH HIGH TECH <br> Dr.Rangarajan Dr.Sakunthala Engineering College An Autonomous Institution <br> Approved by AICTE - New Delhi, Affiliated to Anna University - Chennai 

## COURSEDETAILS

| FACULTYNAME | $:$ | C.D.MERLIN | FACULTYCODE |
| :--- | :--- | :--- | :--- | : HTS1630

- To Simplify logic digital Circuits using Boolean Functions.

C302.1: Simplify logic functions using Boolean Algebra and K-map.

## SYLLABUS

## UNIT I BOOLEAN ALGEBRA AND LOGIC GATES

Number Systems - Arithmetic Operations - Binary Codes- Tabulation method - Theorems and Properties of Boolean Algebra - Boolean Functions - Canonical and Standard Forms - Simplification of Boolean Functions using Karnaugh Map - Logic Gates - Universal gates Implementations.

## UNIT II COMBINATIONAL LOGIC CIRCUITS

Combinational Circuits - Analysis and Design Procedures - Adder-Subtractor -Multiplier - Decoders - Encoders Multiplexers -Demultiplexers-Implementation of combinational circuits using mux, demux, encoder, decoderIntroduction to VHDL - VHDL Models of Combinational Circuits-Case study (Calender subsystem).

| Batch <br> No. | Assignment Problems | $\begin{gathered} \text { CO } \\ \text { Relevance } \end{gathered}$ | Knowledge Level |
| :---: | :---: | :---: | :---: |
| 1 | (A)Snerdley's Automated Cafeteria orders a machine to dispense coffee, tea, and milk. Design the machine so that it has a button (input line) for each choice and so that a customer can have at most one of the three choices. Diagram the circuit to insure that the "at most one" condition is met. <br> (B)Implement EX-OR gate using only NAND gates <br> (C) Design a logic circuit to simulate the function $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\mathrm{A}(\mathrm{B}+\mathrm{C})$ by using only NAND gates. <br> *Introduction *Truth table *Logic gate Representation *Solution *Conclusion *References | CO 1 | K4 |
| 2 | The nation of Upper Slobovia has gained a missile defense capability governed by its Security Council. The Council consists of four members:the U.S. (Upper Slobovian) President and three Counselors (theChiefs of Staff of the Army and Air Force plus the President's UncleHomer). The missile system is to be activated by a device obeying these rules: <br> (A)each member of the Security Council has a button to push; | CO1 | K4 | An Autonomous Institution

Approved by AICTE - New Delhi, Affiliated to Anna University - Chennai

|  | (B) the missiles fire only if the President and at least one Counselor push their buttons. <br> (C) Design the rocket firing circuitry. <br>  |  |
| :---: | :---: | :---: |
| 3 | Most calculators, digital clocks, and watches use the "seven segment display" format. In this setup, as the diagram shows, there are seven segments that can be lit in different combinations to form the numerals 0 through 9 . For example," 1 " is formed by lighting segments $b$ and $c$; " 2 " consists of segments $a, b, g, e$, and $d$. " 4 " is composed of segments CO 1 $b, c, f$, and $g$. <br> (A)Design circuitry to run a seven-segment display for one digit. The input consists of a four-bit digit (where each bit is an input line). The outputs are $a, b, c, d, e, f$, and $g$ of the seven segment diagram ( $1=$ light the segment, $0=$ do not light the segment). <br> (B)From a truth table, write and simplify seven Boolean expressions. <br> (C) Draw the seven minimal circuits. <br> Note: There are only ten rows of input in the table corresponding tothe digits 0 ( 0000 two through 9 (1001two). <br> *Introduction *Truth table *Logic gate Representation *Solution *Conclusion *References | K4 |
| 4 | (A)A circuit outputs a digit in the form of 4 bits. 0 is represented by 0000,1 by $0001, \ldots, 9$ by 1001 . A combinational circuit is to be designed which takes these 4 bits as input and outputs 1 if the digit $\geq 5$, and 0 otherwise. If only AND, OR and NOT gates may be used, what is the minimum number of gates required? <br> (B)Use DeMorgan's Theorems to simplify the following expressions: $\bar{a}+d \cdot b+\bar{c} \cdot \bar{c}+d$ <br> (C) Solve $\bar{x}+y \bar{x}=\bar{x}(1+y)=\bar{x}$ | K4 |

## VEL TECH HIGH TECH <br> Dr.Rangarajan Dr.Sakunthala Engineering College An Autonomous Institution <br> Approved by AICTE - New Delhi, Affiliated to Anna University - Chennai



## VEL TECH HIGH TECH <br> Dr.Rangarajan Dr.Sakunthala Engineering College An Autonomous Institution

Approved by AICTE - New Delhi, Affiliated to Anna University - Chennai
 An Autonomous Institution
Approved by AICTE - New Delhi, Affiliated to Anna University - Chennai

|  | (B)Select the gate which produces a high output signal only when both inputs are low and explain how it can be used in in a real-time fire and smoke detection to alert occupants of a building. <br> (C)Design a logic circuit that has three inputs $\mathrm{A}, \mathrm{B}, \mathrm{C}$ whose output will be high only when a majority of the inputs are high. <br> *Introduction*Explanation*Solution*Conclusion*References |  |  |
| :---: | :---: | :---: | :---: |
| 10 | (A)Explain how logic circuit that takes a binary input and produces an output that corresponds to a specific output line can be used in laptop. <br> (B)How can the concept of universal gates be applied in the field of neural networks or artificial intelligence? Explore the potential benefits and challenges of using universal gates in these domains. <br> (C) Design a gray to binary code converter. <br> *Introduction*Explanation*Solution*Conclusion*References | CO1 | K4 |
| 11 | (A)Design a binary adder that adds three two-bit numbers. The six inputs are CO the bits of the three numbers to be added. The four outputs are the bits of the sum. Draw a separate circuit for each bit of the sum. <br> (B)Consider the circuit in below figure. Find $f$ <br> (C) If half adders and full adders are implemented using gates, then for the addition of two 17 bit numbers (using minimum gates) How many number of half adders and full adders will be required? <br> *Introduction*Explanation*Solution*Conclusion*References | CO 2 | K4 |

Dr.Rangarajan Dr.Sakunthala Engineering College An Autonomous Institution
Approved by AICTE - New Delhi, Affiliated to Anna University - Chennai

| 12 | (A)What Boolean function does the circuit below realize ? <br> (B)Design a binary multiplier that multiplies two two-bit numbers. The four inputs arethe bits of the two numbers to be multiplied. The four outputs are the bits of theproduct. Draw a separate circuit for each bit of the product. <br> (C)Use DeMorgan's Theorems to simplify the following expressions: $\overline{\overline{(a \cdot b \cdot \bar{c})}+\overline{(\bar{c} \cdot d)}}$ <br> *Introduction*Explanation*Solution*Conclusion*References | CO 2 | K4 |
| :---: | :---: | :---: | :---: |
| 13 | (A) Consider the following circuit. What represents $\mathrm{f}(\mathrm{x}, \mathrm{y}, \mathrm{z})$ ? <br> (B)Use DeMorgan's Theorems to simplify the following expressions: $\overline{\overline{(a+d)} \cdot \overline{(\bar{b}+c)}}$ <br> (C) Implement a two-input AND gate using two 2-1 multiplexers. <br> *Introduction*Explanation*Solution*Conclusion*References | CO 2 | K4 |
| 14 | (A)Design a two-bit binary adder. For example, $10+11=101$. The truth table should contain four input columns for the bits of the numbers to be added and three output columns, one for each bit of the sum. Draw a separate circuit for each bit of the sum. <br> (B)Implementation of Half Adder using NAND gates <br> (C)Subtract 748 from 983 using 9's complement method | CO 2 | K4 |

## VEL TECH HIGH TECH <br> Dr.Rangarajan Dr.Sakunthala Engineering College An Autonomous Institution <br> Approved by AICTE - New Delhi, Affiliated to Anna University - Chennai

|  | *Introduction*Explanation*Solution*Conclusion*References |  |
| :---: | :---: | :---: |
| 15 | (A)For the given multiplexer circuit, determine the logic function. <br> (B) Implement the boolean expression $F(A, B, C)=\sum m(0,2,5,6)$ using $4: 1$ multiplexer. <br> (C)Implementation of Half Subtractor using NAND gates <br> *Introduction*Explanation*Solution*Conclusion*References | K4 |
| 16 | (A)Implement a 3-to-8 line decoder using a 2-to-4 line decoder and a 3-input AND gate. <br> (B)Design a 16-channel analog multiplexer using a combination of digital multiplexers and demultiplexers. Implement this design using a VHDL model and test its functionality by simulating various input scenarios. <br> (C)Implementation of Half Subtractor using NOR gates <br> *Introduction*Explanation*Solution*Conclusion*References | K4 |
| 17 | (A)Design a VHDL model for a 4-to-1 multiplexer using only basic logic gates (AND, OR, NOT). Test the design using suitable test vectors. <br> (B) Implement a VHDL model for a BCD (Binary Coded Decimal) to 7segment display decoder. Verify the correctness of the decoder by providing different BCD inputs and observing the corresponding 7-segment outputs. <br> (C)Implementation of Half Adder using NOR gates <br> *Introduction*Explanation*Solution*Conclusion*References | K4 |
| 18 | (A)How can adder and subtractor circuits be integrated into larger systems or architectures, such as CPUs or digital signal processors? Discuss the interactions, dependencies, and optimizations that can be employed for seamless integration. <br> (B) Can we design an adder circuit that operates on non-binary inputs, such as fractional or decimal numbers? Discuss the challenges and potential | K4 |

## VEL TECH HIGH TECH <br> Dr.Rangarajan Dr.Sakunthala Engineering College An Autonomous Institution <br> Approved by AICTE - New Delhi, Affiliated to Anna University - Chennai

|  | applications of such a design. <br> (C)Implement BCD to 7 Segment Decoder <br> $*$ Introduction*Explanation*Solution*Conclusion*References |  |
| :--- | :--- | :--- |
| 19 | (A) How can multiplier circuits be adapted or optimized for specific <br> applications, such as digital filters, image processing, or cryptography? <br> Discuss the requirements and considerations for designing multipliers in <br> specialized domains. <br> (B) How can we optimize MUX circuits to achieve faster switching times and <br> higher data throughput? Explore novel techniques, architectures, or materials <br> that can improve the performance of MUX. <br> (C) Implement the boolean expression F(A, B, C) = m m(2, 3, 6, 7) using a <br> multiplexer. <br> *Introduction*Explanation*Solution*Conclusion*References | K4 |
| 20 | (A) Design the conversion circuit that convert BCD code to excess-3 code? <br> (B) Design a combinational circuit that generates 9's complement of a 3 input | K4 |
| numbers and implementing it using 3 gates only. |  |  |
| (C) Explain the procedure of designing the combinational circuits. |  |  |
| (Introduction*Explanation*Solution*Conclusion*References | CO2 |  |

## REFERENCES

1. John F. Wakerly, Digital Design Principles and Practices, Fifth Edition, Pearson Education, 2017.
2. M. Morris R. Mano, Michael D. Ciletti, —Digital Design: With an Introduction to the Verilog HDL, VHDL, and System Verilog, 6th Edition, Pearson Education, 2017.
3. Charles H. Roth Jr, Larry L. Kinney, Fundamentals of Logic Design, Sixth Edition, CENGAGE Learning, 2013
4. Digital Circuits and Design-S Salivahanan
5. Digital Electronics-A.P.Godse, D.A.Godse
6. Digital Electronics- Ramesh babu
7. Donald D. Givone, Digital Principles and Designll, Tata McGraw Hill, 2003.
